

```

graph LR
    RS[Received Signal] --> FEP[Front End Processor 12]
    FEP --> DSP[DSP 14]
    DSP --> Dec[Decoder 16]
    Dec --> MP[Microprocessor 18]
    DSP -- "DSP DTX metric" --> MP
  
```

Block diagram of the MAC output logic:

- Input: iq_acc from MAC (each PCG), 16b signed.
- Operation: Right shift by 4 ($>>4$).
- Addition: The shifted value is added to the output of a D-type flip-flop.
- Feedback: The output of the adder is fed back into the D-type flip-flop.
- Control: A 26-bit input, labeled "output to μP and reset at the first PCG", is connected to the D-type flip-flop.
- Output: iq_acc_frame , 16b signed.

Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7

